Forum CDRinfo.pl

Forum CDRinfo.pl (https://forum.cdrinfo.pl/)
-   Off topic (https://forum.cdrinfo.pl/f5/)
-   -   Co to za płyta ? (https://forum.cdrinfo.pl/f5/co-za-plyta-18571/)

misiek7 15.03.2003 21:56

Co to za płyta ?
 
Może mi ktos powiedzieć co to za płyta główna?
Muszę pozbierać starocia a nie wiem gdzie co jest na tej płycie?
Ma ktoś może opis tego, albo wie cokolwiek na ten temat?
Z góry dziękuje !

dałem duży obrazek więc zamieszczam go w 3 częściach:

misiek7 15.03.2003 21:58

Ilość załączników: 1
to 2 część

misiek7 15.03.2003 21:58

Ilość załączników: 1
a to 3

misiek7 15.03.2003 22:02

Ilość załączników: 1
sorry to część 1

Gorzala 15.03.2003 22:10

http://www.sis.com/products/chipsets...ocket7/530.htm

Tam jest wszystko o chipsecie tej plyty...

Gorzala 15.03.2003 22:23

Ze strony producenta:
"Supports Intel/AMD/Cyrix/IDT Pentium CPU Host Bus at 66/75/83/95/100 MHz and 2.5/3.3V Bus Interface
- 100/100 , 95/95 , 83/83 , 75/75 and 66/66 MHz Synchronous Host/DRAM clocking configuration
- 100/75 , 95/75, 83/66, 66/100 and 66/83 MHz Asynchronous Host/DRAM clocking configuration
- Supports Host Bus operation for integrated 3D VGA Controller

Meets PC99 Requirements
Supports PCI Revision 2.2 Specification

Integrated Super AGP VGA for Hardware 2D/3D Video/Graphics Accelerators
- Supports tightly coupled 64 bits 100MHz host interface to VGA to speed up GUI performance and the video playback frame rate
- Supports Multiple Adapters and Multiple Monitors
- Flexible design for shared frame or local frame architecture
- Shared System Memory Area 2MB, 4MB and 8MB - Supports SDRAM and SGRAM local frame buffer and memory size up to 8 MB
- Supports Digital Flat Panel Port for Digital Monitor (LCD Panel)
- Supports DVD H/W Accelerator

Integrated Second Level ( L2 ) Cache Controller
- Write Back Cache Mode with Direct Mapped Cache Organization
- Supports Pipelined Burst SRAM and 256K/512K/1M/2M Bytes Cache Sizes

Integrated DRAM Controller
- Supports up to 3 double sided DIMMs and 8Mbytes to 1.5 Gbytes of main memory
- Supports Cacheable DRAM Sizes up to 256 MBytes.
- Supports 1M/2M/4M/8M/16M/32M x N for 2-bank or 4-bank SDRAM
- Supports CAS before RAS Refresh, Self Refresh
Provides High Performance PCI Arbiter.
- Supports up to 4 PCI Masters

Integrated Posted Write Buffers and Read Prefetch Buffers to Increase System Performance Fast PCI IDE Master/Slave Controller
- Supports IDE PIO Timing Mode 0, 1, 2 ,3 and 4
- Supports Multiword DMA Mode 0, 1, 2 and Ultra DMA 33/66

Supports NAND Tree for Ball Connectivity Testing
576-Balls BGA Package
3.3V Core with mixed 2.5V, 3.3V and 5V I/O CMOS Technology ."

misiek7 16.03.2003 09:53

Dzięki, wszystko czego szukam zostało znalezione


Wszystkie czasy w strefie CET. Aktualna godzina: 02:23.

Powered by vBulletin® Version 3.8.11
Copyright ©2000 - 2025, vBulletin Solutions Inc.